Portál AbcLinuxu, 4. prosince 2025 05:27

> Briefly:
>
> 5.2 GHz
> OoO, hints at POWER4 like 5 instruction grouping
> up to 3 instructions decode per clock
> up to 5 instruction dispatch to functional units per clock
> 128 KB L1D, 64 KB L1I
> 1.5 MB L2
> 24 MB L3 per 4 cores
> up to 768 MB L4
> 256 byte line sizes at all levels.
256 *BYTE*?
2048 bits?
Line sizes 4X the typical 64B line size of x86?
These aren't cache lines. They are disk blocks.
Ale ted vazne, myslim ze jako obycejny smrtelnik tento vykon nedovedu vyuzit
Mam doma quad-core na 2.8Ghz a taky se flaka
Tiskni
Sdílej:
ISSN 1214-1267, (c) 1999-2007 Stickfish s.r.o.